I have a certain basic understanding of how CPUs are made up with functional blocks, stages in a pipeline, why instructions are decoded and dispatched, and a naive understanding of cache hierarchy.

The authors report on the design of efficient cache controller suitable for use in FPGA-based processors. Semiconductor memory which can operate at speeds comparable with the operation of the ...